( en | de | ru )

 

Disambiguation of "Takamaeda-Yamazaki, Shinya"

Author of the publication

copydeleteadd this publication to your clipboard
Performance Evaluation of a 3D-Stencil Library for Distributed Memory Array Accelerators.

, , , and . IEICE Trans. Inf. Syst., 98-D (12): 2141-2149 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Satoko Yamazaki

Shinya Sato

Shinya Minegishi

Noboru Yamazaki

Asuka Yamazaki

 

Other publications of authors with the same name

BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 53 (4): 983-994 (2018)Cachet: Low-Overhead Integrity Verification on Metadata Cache in Secure Nonvolatile Memory Systems., and . IEEE Micro, 44 (1): 38-48 (January 2024)Protocomputing Architecture over a Digital Medium Aiming at Real-Time Video Processing., , , , , and . Complex., (2018)Accelerating Decision Tree Ensemble with Guided Branch Approximation., and . HEART, page 24-32. ACM, (2022)Towards a Low-Power Accelerator of Many FPGAs for Stencil Computations., , and . ICNC, page 343-349. IEEE Computer Society, (2012)FPGA implementation of edge-guided pattern generation for motion-vector estimation of textureless objects., , , , , and . FPL, page 1. IEEE, (2017)Ultrasmall: The smallest MIPS soft processor., , , , and . FPL, page 1-4. IEEE, (2014)flipSyrup: Cycle-accurate hardware simulation framework on abstract FPGA platforms., and . FPL, page 1-4. IEEE, (2014)A Tree-Based Checkpointing Architecture for the Dependability of FPGA Computing., , , and . IEICE Trans. Inf. Syst., 101-D (2): 288-302 (2018)MP-GELU Bayesian Neural Networks: Moment Propagation by GELU Nonlinearity., and . CoRR, (2022)