Author of the publication

A constraint-based placement refinement method for CMOS analog cell layout.

, , , , and . ISCAS (6), page 408-411. IEEE, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Wavelet method for high-speed clock tree simulation., , , and . ISCAS (1), page 177-180. IEEE, (2002)Efficient spectral graph sparsification via Krylov-subspace based spectral perturbation analysis., , , , , and . ISCAS, page 1-4. IEEE, (2017)Direct Nonlinear Order Reduction with Variational Analysis., , , , and . DATE, page 1316-1321. IEEE Computer Society, (2004)Fast compressive sensing reconstruction algorithm on FPGA using Orthogonal Matching Pursuit., , , , , , and . ISCAS, page 249-252. IEEE, (2016)PulsePrint: Single-arm-ECG biometric human identification using deep learning., , and . UEMCON, page 452-456. IEEE, (2017)A Memristor Crossbar-Based Computation Scheme with High Precision., , , and . CoRR, (2016)A novel wavelet method for noise analysis of nonlinear circuits., , , , and . ASP-DAC, page 471-476. ACM Press, (2005)Bayesian Optimization Approach for Analog Circuit Synthesis Using Neural Network., , , , , and . DATE, page 1463-1468. IEEE, (2019)A yield-enhanced global optimization methodology for analog circuit based on extreme value theory., , , , , and . Sci. China Inf. Sci., 59 (8): 082401:1-082401:16 (2016)A parallel sparse linear system solver for large-scale circuit simulation based on Schur Complement., , , , and . ASICON, page 1-4. IEEE, (2013)