( en | de | ru )

 

Disambiguation of "Xu, Thomas Canhao"

Author of the publication

copydeleteadd this publication to your clipboard
DBFS: Dual Best-First Search Mapping Algorithm for Shared-Cache Multicore Processors.

, and . ICA3PP (1), volume 9528 of Lecture Notes in Computer Science, page 185-198. Springer, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xu Xu

Xu Xu

Xianxiang Xu

Imaging findings of cerebral schistosomiasis in China. Uni Hamburg, (2010)

Yan Xu

Untersuchungen zur Verleimung von Holz und Holzspanplatten mit UF-Leimharzen und PMDI. TU Braunschweig, (2009)

Jianyong Xu

 

Other publications of authors with the same name

Detection of Lung Contour with Closed Principal Curve and Machine Learning., , , , , and . J. Digit. Imaging, 31 (4): 520-533 (2018)Process scheduling for future multicore processors., , and . INA-OCMC@HiPEAC, page 15-18. ACM, (2011)Optimal memory controller placement for chip multiprocessor., , and . CODES+ISSS, page 217-226. ACM, (2011)Change Function of 2D/3D Network-on-Chip., , , , and . CIT, page 181-188. IEEE Computer Society, (2011)Operating System Processor Scheduler Design for Future Chip Multiprocessor., , , and . ARCS Workshops, page 69-76. VDE Verlag, (2010)Hybrid Automatic Lung Segmentation on Chest CT Scans., , , , , , , , and . IEEE Access, (2020)Parallelized Online Regularized Least-Squares for Adaptive Embedded Systems., , , , , and . Int. J. Embed. Real Time Commun. Syst., 3 (2): 73-91 (2012)DBFS: Dual Best-First Search Mapping Algorithm for Shared-Cache Multicore Processors., and . ICA3PP (1), volume 9528 of Lecture Notes in Computer Science, page 185-198. Springer, (2015)A high-efficiency low-cost heterogeneous 3D network-on-chip design., , , and . NoCArc@MICRO, page 37-42. ACM, (2012)Exploration of a Heterogeneous Concentrated-Sparse On-Chip Interconnect for Energy Efficient Multicore Architecture., , and . CIT, page 204-211. IEEE Computer Society, (2014)