( en | de | ru )

 

Disambiguation of "Mahlke, Scott A."

Author of the publication

copydeleteadd this publication to your clipboard
Three Architecutral Models for Compiler-Controlled Speculative Execution.

, , , , and . IEEE Trans. Computers, 44 (4): 481-494 (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Reiner Mahlke

Martina Christine Scotti

Pierre-François Scotto

Peter Scott

Hugo Mahlke

 

Other publications of authors with the same name

StageNet: A Reconfigurable Fabric for Constructing Dependable CMPs., , , and . IEEE Trans. Computers, 60 (1): 5-19 (2011)The Effect of Compiler Optimizations on Available Parallelism in Scalar Programs., , , , and . ICPP (2), page 142-145. CRC Press, (1991)Tolerating First Level Memory Access Latency in High-Performance Systems., , and . ICPP (1), page 36-43. CRC Press, (1992)Cost-efficient soft error protection for embedded microprocessors., , , and . CASES, page 421-431. ACM, (2006)Scalable subgraph mapping for acyclic computation accelerators., , , and . CASES, page 147-157. ACM, (2006)Increasing hardware efficiency with multifunction loop accelerators., , , and . CODES+ISSS, page 276-281. ACM, (2006)Sentinel Scheduling for VLIW and Superscalar Processors., , , , , , and . ACM Trans. Comput. Syst., 11 (4): 376-408 (1993)preliminary version: ASPLOS 1992: 238-247.Embracing heterogeneity with dynamic core boosting., and . Conf. Computing Frontiers, page 10:1-10:10. ACM, (2014)Scratch That (But Cache This): A Hybrid Register Cache/Scratchpad for GPUs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (11): 2779-2789 (2018)Uncovering hidden loop level parallelism in sequential applications., , , and . HPCA, page 290-301. IEEE Computer Society, (2008)