( en | de | ru )

 

Disambiguation of "Lee, Jae-Gon"

Author of the publication

copydeleteadd this publication to your clipboard
SmartGlue: an interface controller with auto reconfiguration for field programmable computing machine.

, , , and . ASP-DAC, page 734-736. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sang-Gon Lee

Seung-Jae Lee

Jae-Hoon Lee

Jae One Lee

Jae Gyung Lee

 

Other publications of authors with the same name

Design of EM Sensor for Non-Contact Detection of Defective Wire Harness in Conveyor System., , , and . Sensors, 22 (19): 7350 (2022)Polarization mode dispersion in CMOS-integrated monolithic SiPh components: simulations and experiments., , , , , , , , , and 42 other author(s). OFC, page 1-3. IEEE, (2023)Simulation acceleration of transaction-level models for SoC with RTL sub-blocks., , , , and . ASP-DAC, page 499-502. ACM Press, (2005)A Prediction Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation, , , , and . CoRR, (2007)A Prediction Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation., , , , and . DATE, page 384-389. IEEE Computer Society, (2005)PrePack: Predictive Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (10): 1935-1949 (2006)Bandwidth tracing arbitration algorithm for mixed-clock SoC with dynamic priority adaptation., , and . ASP-DAC, page 806-811. IEEE Computer Society, (2004)OCV-aware top-level clock tree optimization., , , , and . ACM Great Lakes Symposium on VLSI, page 33-38. ACM, (2014)Multiband Antenna Based on Meta-Structured Transmission Line for RF Harvesting Application., , and . IEICE Trans. Commun., 101-B (7): 1701-1707 (2018)Fully Automated Hardware-Driven Clock-Gating Architecture with Complete Clock Coverage for 5nm Exynos Mobile SoC., , , and . ISSCC, page 216-218. IEEE, (2022)