Author of the publication

Redundancy removal and test generation for circuits with non-Boolean primitives.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (11): 1370-1377 (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An efficient test data reduction technique through dynamic pattern mixing across multiple fault models., , , , and . VTS, page 285-290. IEEE Computer Society, (2011)Editorial.. Des. Autom. Embed. Syst., 3 (2-3): 115-116 (1998)Editorial.. J. Electron. Test., 14 (3): 187-188 (1999)Data-Driven DPPM Estimation and Adaptive Fault Coverage Calibration Using MATLAB®., and . J. Electron. Test., 28 (6): 869-875 (2012)Editorial.. J. Electron. Test., 30 (6): 637-638 (2014)Editorial.. J. Electron. Test., 29 (2): 121 (2013)Editorial.. J. Electron. Test., 6 (1): 5-6 (1995)Editorial.. J. Electron. Test., 24 (4): 321 (2008)A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs., and . J. Electron. Test., 30 (1): 57-75 (2014)Editorial.. J. Electron. Test., 3 (2): 105 (1992)