Author of the publication

LDMOS Channel Thermometer Based on a Thermal Resistance Sensor for Balancing Temperature in Monolithic Power ICs.

, , and . Sensors, 17 (6): 1397 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A field-programmable lab-on-a-chip with built-in self-test circuit and low-power sensor-fusion solution in 0.35μm standard CMOS process., , , , , , , , , and . A-SSCC, page 1-4. IEEE, (2015)Energy-efficient standby current suppression with bootstrapped power-gating technique., and . ASICON, page 464-467. IEEE, (2017)Fuzzy Scaled Mutation Evolutionary Computation., , and . Int. J. Fuzzy Syst., 18 (6): 1162-1179 (2016)Leakage Monitoring Technique in Near-Threshold Systems with a Time-Based Bootstrapped Ring Oscillator., , and . Asian Test Symposium, page 91-96. IEEE Computer Society, (2013)A 0.09 µW Low Power Front-End Biopotential Amplifier for Biosignal Recording., , , and . IEEE Trans. Biomed. Circuits Syst., 6 (5): 508-516 (2012)An Oscillation-Based On-Chip Temperature-Aware Dynamic Voltage and Frequency Scaling Scheme in System-on-a-Chip., , , and . IEICE Trans. Inf. Syst., 97-D (9): 2320-2329 (2014)Optimized Pre-bond Test Methodology for Silicon Interposer Testing., , , , , , and . ATS, page 13-18. IEEE Computer Society, (2014)A 0.3 V low-power temperature-insensitive ring oscillator in 90 nm CMOS process., , and . VLSI-DAT, page 1-4. IEEE, (2013)Interconnect-Driven Floorplanning with Noise-Aware Buffer Planning., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (12): 2467-2474 (2013)A 0.1-0.3 V 40-123 fJ/bit/ch On-Chip Data Link With ISI-Suppressed Bootstrapped Repeaters., and . IEEE J. Solid State Circuits, 47 (5): 1242-1251 (2012)