( en | de | ru )

 

Disambiguation of "Stevens, Jim"

Author of the publication

copydeleteadd this publication to your clipboard
The Case for Associative DRAM Caches.

, , , and . MEMSYS, page 211-219. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

jim halo

Jim Wilenius

Barrie Stevens

Angela Stevens

Gunnar Stevens

 

Other publications of authors with the same name

Hthreads: A Computational Model for Reconfigurable Devices., , , , , and . FPL, page 1-4. IEEE, (2006)Hybridthreads Compiler: Generation of Application Specific Hardware Thread Cores from C.. FPL, page 511-512. IEEE, (2007)Memory Hierarchy for MCSoPC Multithreaded Systems., , , , , , and . ERSA, page 44-50. CSREA Press, (2007)Enabling a Uniform Programming Model Across the Software/Hardware Boundary., , , , , , , and . FCCM, page 89-98. IEEE Computer Society, (2006)Supporting High Level Language Semantics Within Hardware Resident Threads., , , , , , and . FPL, page 98-103. IEEE, (2007)Run-Time Services for Hybrid CPU/FPGA Systems on Chip., , , , , , , and . RTSS, page 3-12. IEEE Computer Society, (2006)The Case for High Level Programming Models for Reconfigurable Computers., , , , , , , and . ERSA, page 21-32. CSREA Press, (2006)Achieving Programming Model Abstractions for Reconfigurable Computing., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (1): 34-44 (2008)Impact of Linearity and Write Noise of Analog Resistive Memory Devices in a Neural Algorithm Accelerator., , , , , , , , and . ICRC, page 1-10. IEEE, (2017)