( en | de | ru )

 

Disambiguation of "Nishikawa, Hiroaki"

Author of the publication

copydeleteadd this publication to your clipboard
A data-driven implementation of telecommunication network systems.

, , , , , , and . ISADS, page 51-58. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Etsushi Nishikawa

Hiroaki Kobayashi

Hiroaki Tanaka

Isokichi Nishikawa

 

Other publications of authors with the same name

Super-Integrated Data-Driven Processor Architecture for Interoperable Networking Environment., , and . PDPTA, CSREA Press, (2000)Performance Prediction/Verification Scheme for Data-driven Realtime Systems., and . PDPTA, page 290-298. CSREA Press, (2002)A Self-evolutionary Emulation Scheme for A Networking Oriented Data-driven Processor Architecture: CUE., , and . PDPTA, page 1082-1088. CSREA Press, (2002)Efficient high-order discontinuous Galerkin schemes with first-order hyperbolic advection-diffusion system approach., and . J. Comput. Phys., (2016)Towards the ultimate understanding of MUSCL: Pitfalls in achieving third-order accuracy., and . J. Comput. Phys., (2021)An Offloading Scheme for Ultra Low Power Data-Driven Networking System., , , and . PDPTA, page 595-601. CSREA Press, (2009)Data-Driven Implementation of Contents Discovery Service on Ad Hoc Ubiquitous Network., , , , , and . PDPTA, page 681-686. CSREA Press, (2008)Emulation Facility for Data-Driven Real-Time Multi-processing., and . ISHPC, volume 1615 of Lecture Notes in Computer Science, page 391-398. Springer, (1999)Stage-by-Stage Power Gating Circuit for Ultra-Low-Power Self-Timed Pipeline., , , and . PDPTA, page 596-602. CSREA Press, (2010)Study on Power Efficiency of Data-Driven Wireless Mesh Protocol Processing., and . PDPTA, page 588-594. CSREA Press, (2009)