( en | de | ru )

 

Disambiguation of "Saleh, Resve A."

Author of the publication

copydeleteadd this publication to your clipboard
Incremental Techniques for the Identification of Statically Sensitizable Critical Paths.

, and . DAC, page 541-546. ACM, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Saleh Ba-Saleh

Ahmad Muhammad Saleh

Bahman Salehin

Nabil Ahmed Saleh

Mohamed Saleh

 

Other publications of authors with the same name

Analog IP design flow for SoC applications., , , and . ISCAS (4), page 676-679. IEEE, (2003)A technique for DC-offset removal and carrier phase error compensation in integrated wireless receivers., , and . ISCAS (1), page 173-176. IEEE, (2003)Energy Optimization for Large-Scale 3D Manycores in the Dark-Silicon Era., , , , and . IEEE Access, (2019)Power Supply Noise in SoCs: Metrics, Management, and Measurement., , and . IEEE Des. Test Comput., 24 (3): 236-244 (2007)Mixed-mode simulation and analog multilevel simulation., , and . The Kluwer international series in engineering and computer science Kluwer, (1994)Solution to the Non-Monotonicity and Crossing Problems in Quantile Regression., and . CoRR, (2021)Single Edge Clock (SEC) Distribution for Improved Latency, Skew, and Jitter Performance., and . VLSI Design, page 214-219. IEEE Computer Society, (2008)A Tunable Clock Buffer for Intra-die PVT Compensation in Single-Edge Clock (SEC) Distribution Networks., and . ISQED, page 572-577. IEEE Computer Society, (2008)Essential Fault-Tolerance Metrics for NoC Infrastructures., , , , and . IOLTS, page 37-42. IEEE Computer Society, (2007)SoC implementation issues for synthesizable embedded programmable logic cores., , , and . CICC, page 45-48. IEEE, (2003)