Author of the publication

Cooperative virtual channel router for adaptive hardwired FPGA network-on-chip.

, , , , and . APCCAS, page 358-361. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Time-division multiple access based intra-body communication for wearable health tracker., , , and . ISQED, page 468-472. IEEE, (2016)Bus Energy Consumption for Multilevel Signals., and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (1): 64-71 (2010)Energy-Performance Optimization via P/N Ratio Sizing With Full Diffusion Layout Structure and Standard Cell Height Tuning in Near-Threshold Voltage Operation., , , , and . IEEE Access, (2023)Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (10): 2210-2222 (2020)Six-track multi-finger standard cell library design for near-threshold voltage operation in 130 nm complementary metal oxide semiconductor technology., , , , and . IET Circuits Devices Syst., 13 (5): 710-716 (2019)MTTF Enhancement Power-C4 Bump Placement Optimization., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (7): 1633-1639 (2019)FASTA-ELM: A fast adaptive shrinkage/thresholding algorithm for extreme learning machine and its application to gender recognition., , , , and . Neurocomputing, (2017)An Automated High-Accuracy Detection Scheme for Myocardial Ischemia Based on Multi-Lead Long-Interval ECG and Choi-Williams Time-Frequency Analysis Incorporating a Multi-Class SVM Classifier., , , and . Sensors, 21 (7): 2311 (2021)Adaptive Multibit Crosstalk-Aware Error Control Coding Scheme for On-Chip Communication., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (2): 166-170 (2016)Crosstalk-Aware Multiple Error Detection Scheme Based on Two-Dimensional Parities for Energy Efficient Network on Chip., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (7): 2034-2047 (2014)