( en | de | ru )

 

Disambiguation of "Wawrzynek, John"

Author of the publication

copydeleteadd this publication to your clipboard
Post-placement C-slow retiming for the xilinx virtex FPGA.

, , , and . FPGA, page 185-194. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hermann John

Daniel Johnen

Anita John

Tina John

Sullivan John

 

Other publications of authors with the same name

Should the academic community launch an open-source FPGA device and tools effort?: evening panel.. FPGA, page 3-4. ACM, (2011)OLAF'17: Third International Workshop on Overlay Architectures for FPGAs., and . FPGA, page 1. ACM, (2017)Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs., , , , , , , , , and 1 other author(s). CoRR, (2018)A Comparison of the AES Candidates Amenability to FPGA Implementation., and . AES Candidate Conference, page 28-39. National Institute of Standards and Technology,, (2000)Instruction-Level Parallelism for Reconfigurable Computing., and . FPL, volume 1482 of Lecture Notes in Computer Science, page 248-257. Springer, (1998)The design of a neuro-microprocessor., , and . IEEE Trans. Neural Networks, 4 (3): 394-399 (1993)The Swarm at the Edge of the Cloud., , , , , , , , , and 12 other author(s). IEEE Des. Test, 31 (3): 8-20 (2014)SPADES: A Productive Design Flow for Versal Programmable Logic., , , and . FPL, page 65-71. IEEE, (2023)Datapath-oriented FPGA mapping and placement for configurable computing., and . FCCM, page 234-235. IEEE Computer Society, (1997)The Effects of Datapath Placement and C-Slow Retiming on Three Computational Benchmarks., and . FCCM, page 303-. IEEE Computer Society, (2002)