( en | de | ru )

 

Disambiguation of "Yoshimura, Takeshi"

Author of the publication

copydeleteadd this publication to your clipboard
FoxyFeed: Forging Device-Level Asynchronous Events for Kernel Development.

, , , and . PRDC, page 145-154. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tateo Yoshimura

Takeshi Morita

Tadasuke Yoshimura

Takeshi Morita

Takeshi Imamura

 

Other publications of authors with the same name

Real-time video transport optimization using streaming agent over 3G wireless networks., , and . IEEE Trans. Multim., 7 (4): 777-785 (2005)A Synthesis Method of General Floating-Point Arithmetic Units by Aligned Partition., , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2008)Genetic Algorithm based pipeline scheduling in high-level synthesis., and . ASICON, page 1-4. IEEE, (2013)Construction of an (r11, r12, r22)-Tournament from a Score Sequence Pair., , and . ISCAS, page 3403-3406. IEEE, (2007)Hierarchical-Analysis-Based Fast Chip-Scale Power Estimation Method for Large and Complex LSIs., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (12): 3458-3463 (2006)Multiple-Reference Compression of RTP/UDP/IP Headers for Mobile Multimedia Communications., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (7): 1491-1500 (2002)Data Transmission on AM Broadcast with Acoustic OFDM., , , , , , and . IEICE Trans. Commun., 91-B (10): 3149-3156 (2008)Approximate-DCT-Derived Measurement Matrices with Row-Operation-Based Measurement Compression and its VLSI Architecture for Compressed Sensing., , , and . IEICE Trans. Electron., 101-C (4): 263-272 (2018)Mobile streaming media CDN enabled by dynamic SMIL., , , , and . WWW, page 651-661. ACM, (2002)Simultaneous scheduling and binding for resource usage and interconnect complexity reduction in high-level synthesis., , , and . ASICON, page 1-4. IEEE, (2015)