Author of the publication

Highly efficient TSV repair technology for resilient 3-D stacked multicore processor system.

, , , , and . 3DIC, page 1-5. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Koyanagi, Mitsumasa
add a person with the name Koyanagi, Mitsumasa
 

Other publications of authors with the same name

Stacked SOI pixel detector using versatile fine pitch μ-bump technology., , , , and . 3DIC, page 1-4. IEEE, (2011)High density Cu-TSVs and reliability issues., , , , and . 3DIC, page 1-4. IEEE, (2011)Evaluation of alignment accuracy on chip-to-wafer self-assembly and mechanism on the direct chip bonding at room temperature., , , , , , and . 3DIC, page 1-5. IEEE, (2010)High reliable and fine size of 5-μm diameter backside Cu through-silicon Via(TSV) for high reliability and high-end 3-D LSIs., , , , , and . 3DIC, page 1-4. IEEE, (2011)3D memory chip stacking by multi-layer self-assembly technology., , , , , , , , and . 3DIC, page 1-4. IEEE, (2013)Future system-on-silicon LSI chips., , , , , and . IEEE Micro, 18 (4): 17-22 (1998)A 19nm 112.8mm2 64Gb multi-level flash memory with 400Mb/s/pin 1.8V Toggle Mode interface., , , , , , , , , and 45 other author(s). ISSCC, page 422-424. IEEE, (2012)Design of A Novel Real-Shared Memory Module for High Performance Parallel Processor System with Shared Memory., , , and . AINA (2), page 241-244. IEEE Computer Society, (2004)A New Multiport Memory for High Performance Parallel Processor System with Shared Memory., , , and . ASP-DAC, page 333-334. IEEE, (1998)Self-Assembly of Chip-Size Components with Cavity Structures: High-Precision Alignment and Direct Bonding without Thermal Compression for Hetero Integration., , , , , , , , , and . Micromachines, 2 (1): 49-68 (2011)