Author of the publication

Hardware-Accelerated Radix-Tree Based String Sorting for Big Data Applications.

, , , , , , and . ARCS, volume 10172 of Lecture Notes in Computer Science, page 47-58. Springer, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hardware-Accelerated Index Construction for Semantic Web., , , , , , and . FPT, page 278-281. IEEE, (2018)Adaptive allocation of default router paths in Network-on-Chips for latency reduction., , and . HPCS, page 140-147. IEEE, (2016)A simulation environment for design space exploration for asymmetric 3D-Network-on-Chip., , , , and . ReCoSoC, page 1-8. IEEE, (2016)Continuous live-tracing as debugging approach on FPGAs., , , and . ReConFig, page 1-8. IEEE, (2017)Area and power savings via asymmetric organization of buffers in 3D-NoCs for heterogeneous 3D-SoCs., , , and . Microprocess. Microsystems, (2017)Hardware-aided update acceleration in a hybrid Semantic Web database system., , , , and . J. Supercomput., 76 (10): 7961-7984 (2020)StreamGrid - An AXI-Stream-Compliant Overlay Architecture., , , and . ARC, volume 12700 of Lecture Notes in Computer Science, page 156-170. Springer, (2021)A comparative survey of open-source application-class RISC-V processor implementations., , , , , , , , and . CF, page 12-20. ACM, (2021)Hardware-accelerated pose estimation for embedded systems using Vivado HLS., , , , and . ReConFig, page 1-7. IEEE, (2016)Design space exploration for a hardware-accelerated embedded real-time pose estimation using vivado HLS., , , , , and . ReConFig, page 1-8. IEEE, (2017)