( en | de | ru )

 

Disambiguation of "Reddy, Sudhakar M."

Author of the publication

copydeleteadd this publication to your clipboard
A comment on "Improving a nonenumerative method to estimate path delay fault coverage".

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (5): 665-666 (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudhakar Peddireddi

Padhmanand Sudhakar

Edamakanti Chandrakanth Reddy

Malgi Prasad Reddy

Martin Reddy

 

Other publications of authors with the same name

Techniques to Construct (2, 1) Separating Systems from Linear Error-Correcting Codes., and . IEEE Trans. Computers, 25 (9): 945-949 (1976)On the Design of Testable Domino PLAs., and . ITC, page 567-573. IEEE Computer Society, (1985)Random error and burst correction by iterated codes., and . IEEE Trans. Inf. Theory, 18 (1): 182-185 (1972)Random Test Generation With Input Cube Avoidance., and . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 45-54 (2009)Path Selection for Transition Path Delay Faults., and . IEEE Trans. Very Large Scale Integr. Syst., 18 (3): 401-409 (2010)Resynthesis of combinational logic circuits for improved path delay fault testability using comparison units., and . IEEE Trans. Very Large Scale Integr. Syst., 9 (5): 679-689 (2001)A Repair-for-Diagnosis Methodology for Logic Circuits., , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (11): 2254-2267 (2018)Guaranteed convergence in a class of Hopfield networks., , and . IEEE Trans. Neural Networks, 3 (6): 951-961 (1992)Universal delay test sets for logic networks., , and . IEEE Trans. Very Large Scale Integr. Syst., 7 (2): 156-166 (1999)Static test compaction for diagnostic test sets of full-scan circuits., and . IET Comput. Digit. Tech., 4 (5): 365-373 (2010)