( en | de | ru )

 

Disambiguation of "Marcon, César A. M."

Author of the publication

copydeleteadd this publication to your clipboard
Time and energy efficient mapping of embedded applications onto NoCs.

, , , , and . ASP-DAC, page 33-38. ACM Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cesar A Hidalgo

César Rose

César Miñambres

César Collazo

César Moura

 

Other publications of authors with the same name

Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique, , , , , and . CoRR, (2007)Tile Adaptation for Workload Balancing of 3D-HEVC Encoder in Homogeneous Multicore Systems., , , and . IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 67-I (5): 1704-1714 (2020)Analysis of parallel encoding using tiles in 3D High Efficiency Video Coding., , , and . Signal Image Video Process., 13 (6): 1079-1086 (2019)Models of computation for NoC mapping: Timing and energy saving awareness., , and . Microelectron. J., (2017)LifeSenior - A Health Monitoring IoT System Based on Deep Learning Architecture., , , and . HCI (26), volume 12787 of Lecture Notes in Computer Science, page 293-306. Springer, (2021)Analysis of VVC Intra Prediction Block Partitioning Structure., , , and . VCIP, page 1-5. IEEE, (2021)Memory Controller with Adaptive ECC for Reliable System Operation., , , and . SBCCI, page 1-6. IEEE, (2023)Analysis of routing algorithms generation for irregular NoC topologies., , , , , , and . LATS, page 1-5. IEEE, (2017)Phoenix NoC: A distributed fault tolerant architecture., , , , and . ICCD, page 7-12. IEEE Computer Society, (2013)3D-HEVC DMM-1 Parallelism Exploration Targeting Multicore Systems., , , and . SBCCI, page 1-5. IEEE, (2018)