( en | de | ru )

 

Disambiguation of "Ney, Alexandre"

Author of the publication

copydeleteadd this publication to your clipboard
Slow write driver faults in 65nm SRAM technology: analysis and March test solution.

, , , , , and . DATE, page 528-533. EDA Consortium, San Jose, CA, USA, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Josef Ney

Robert Ney

Verena Ney

Michael Ney

Hans Ney

 

Other publications of authors with the same name

A Design-for-Diagnosis Technique for SRAM Write Drivers., , , , , and . DATE, page 1480-1485. ACM, (2008)A History-Based Diagnosis Technique for Static and Dynamic Faults in SRAMs., , , , , , and . ITC, page 1-10. IEEE Computer Society, (2008)An SRAM Design-for-Diagnosis Solution Based on Write Driver Voltage Sensing., , , , , and . VTS, page 89-94. IEEE Computer Society, (2008)Un-Restored Destructive Write Faults Due to Resistive-Open Defects in the Write Driver of SRAMs., , , , , and . VTS, page 361-368. IEEE Computer Society, (2007)Influence of Threshold Voltage Deviations on 90nm SRAM Core-Cell Behavior., , , , , , and . ATS, page 507-510. IEEE, (2007)A new design-for-test technique for SRAM core-cell stability faults., , , , , , and . DATE, page 1344-1348. IEEE, (2009)Analysis of Resistive-Open Defects in SRAM Sense Amplifiers., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (10): 1556-1559 (2009)Slow write driver faults in 65nm SRAM technology: analysis and March test solution., , , , , and . DATE, page 528-533. EDA Consortium, San Jose, CA, USA, (2007)Dynamic Two-Cell Incorrect Read Fault Due to Resistive-Open Defects in the Sense Amplifiers of SRAMs., , , , , and . ETS, page 97-104. IEEE Computer Society, (2007)