Author of the publication

Checkpoint aware hybrid cache architecture for NV processor in energy harvesting powered systems.

, , , , , , , and . CODES+ISSS, page 22:1-22:10. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM in Embedded Systems., , , , and . IEEE Trans. Computers, 65 (7): 2313-2324 (2016)Computation and data transfer co-scheduling for interconnection bus minimization., , , and . ASP-DAC, page 311-316. IEEE, (2009)WUCC: Joint WCET and Update Conscious Compilation for cyber-physical systems., , and . ASP-DAC, page 65-70. IEEE, (2013)Accurate personal ultraviolet dose estimation with multiple wearable sensors., , , , , , and . BSN, page 347-352. IEEE, (2016)Software enabled wear-leveling for hybrid PCM main memory on embedded systems., , , , and . DATE, page 599-602. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Sleep-aware mode assignment in wireless embedded systems., , and . J. Parallel Distributed Comput., 71 (7): 1002-1010 (2011)Avoiding Data Inconsistency in Energy Harvesting Powered Embedded Systems., , , , , and . ACM Trans. Design Autom. Electr. Syst., 23 (3): 38:1-38:25 (2018)Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory., , , and . ISLPED, page 75-80. ACM, (2014)A Hardware-Accelerated Solution for Hierarchical Index-Based Merge-Join., , , , , and . IEEE Trans. Knowl. Data Eng., 31 (1): 91-104 (2019)Loop fusion and reordering for register file optimization on stream processors., , , and . J. Syst. Softw., 85 (7): 1673-1681 (2012)