( en | de | ru )

 

Disambiguation of "Nomura, Masahiro"

Author of the publication

copydeleteadd this publication to your clipboard
Increase of crosstalk noise due to imbalanced threshold voltage between NMOS and PMOS in sub-threshold logic circuits.

, , , , , and . CICC, page 1-4. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Toru Nomura

Masahiro Noguchi

Masahiro Ogawa

Yutaka Nomura

Masahiro Yoshida

 

Other publications of authors with the same name

A Simple Heuristic for Bayesian Optimization with A Low Budget., and . CoRR, (2019)An Automatic Bi-Directional Bus Repeater Control Scheme Using Dynamic Collaborative Driving Techniques., , , , , , and . IEICE Trans. Electron., 89-C (3): 334-341 (2006)A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates., , , , , , and . DAC, page 984-989. ACM, (2011)Multi-Step Word-Line Control Technology in Hierarchical Cell Architecture for Scaled-Down High-Density SRAMs., , , , , , , , , and . IEEE J. Solid State Circuits, 46 (4): 806-814 (2011)Increase of crosstalk noise due to imbalanced threshold voltage between NMOS and PMOS in sub-threshold logic circuits., , , , , and . CICC, page 1-4. IEEE, (2012)Optimal Fixed-Budget Best Arm Identification using the Augmented Inverse Probability Weighting Estimator in Two-Armed Gaussian Bandits with Unknown Variances., , , , , and . CoRR, (2022)Efficient Hyperparameter Optimization under Multi-Source Covariate Shift., and . CIKM, page 1376-1385. ACM, (2021)Natural Evolution Strategy for Unconstrained and Implicitly Constrained Problems with Ridge Structure., and . SSCI, page 1-7. IEEE, (2021)Warm Starting CMA-ES for Hyperparameter Optimization., , , , and . AAAI, page 9188-9196. AAAI Press, (2021)12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2v to 310mv enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics., , , , , , and . ISLPED, page 163-168. IEEE/ACM, (2011)