( en | de | ru )

 

Disambiguation of "Kurdahi, Fadi J."

Author of the publication

copydeleteadd this publication to your clipboard
PLEST: a program for area estimation of VLSI integrated circuits.

, and . DAC, page 467-473. IEEE Computer Society Press, (1986)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Eckart Fadinger

Tolulope Rhoda Fadina

Fadi Gablawi

Fadi Salti

Fadi Hallak

 

Other publications of authors with the same name

Partitioning by Regularity Extraction., and . DAC, page 235-238. IEEE Computer Society Press, (1992)Layout-driven RTL binding techniques for high-level synthesis using accurate estimators., and . ACM Trans. Design Autom. Electr. Syst., 2 (4): 312-343 (1997)Kernel scheduling techniques for efficient solution space exploration in reconfigurable computing., , , , , and . J. Syst. Archit., 47 (3-4): 277-292 (2001)Automatic compilation to a coarse-grained reconfigurable system-opn-chip., , , , , and . ACM Trans. Embed. Comput. Syst., 2 (4): 560-589 (2003)CAPPS: A Framework for Power-Performance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis., , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (2): 209-221 (2010)A unified lower bound estimation technique for high-level synthesis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (5): 458-472 (1997)System-level power-performance trade-offs in bus matrix communication architecture synthesis., , , and . CODES+ISSS, page 300-305. ACM, (2006)Thermal sensor allocation for SoCs based on temperature gradients., , and . ISQED, page 29-34. IEEE, (2015)Combined topological and functionality based delay estimation using a layout-driven approach for high level applications., and . EURO-DAC, page 72-78. IEEE Computer Society Press, (1992)A Two-Dimensional Associative Processor., , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (9): 1659-1670 (2018)