Author of the publication

Architecture and implementation of a highly parallel single-chip video DSP.

, , , and . IEEE Trans. Circuits Syst. Video Techn., 2 (2): 207-220 (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Robustly separating sound components in human body based on 2-ch ICA and EM algorithm with dirichlet distribution., , , , , and . BHI, page 56-59. IEEE, (2012)Traceable robust watermarking for digital cinema system., , and . ISSPA, page 98-102. IEEE, (2005)Configurable multi-processor architecture and its processor element design., , , , , , , and . ASP-DAC, page 124-125. IEEE, (2006)Hybrid Architecture of Genetic Algorithm and Simulated Annealing., , and . Eng. Lett., 16 (3): 339-345 (2008)A 50ns floating-point signal processor VLSI., , and . ICASSP, page 401-404. IEEE, (1986)VLSI processor architecture for real-time GA processing and PE-VLSI design., , , and . ISCAS (3), page 625-628. IEEE, (2004)Signal and noise separation in medical diagnostic system based on independent component analysis., , , , and . APCCAS, page 812-815. IEEE, (2010)Video watermarking for digital cinema contents., , and . EUSIPCO, page 1-6. IEEE, (2005)Scalable GA processor architecture and its implementation of processor-element., , , and . ICASSP, page 3148-3151. IEEE, (2002)A highly-parallel single-chip DSP architecture for video signal processing., , , and . ICASSP, page 1197-1200. IEEE Computer Society, (1991)