Author of the publication

Improvement in norm-reducing Newton methods for circuit simulation.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (5): 538-546 (1989)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Use of Negative Dielectrophoresis for Selective Elution of Protein-Bound Particles, , , and . Analytical Chemistry, 0 (0): null (0)A Built-in Technique for Measuring Substrate and Power-Supply Digital Switching Noise Using PMOS-Based Differential Sensors and a Waveform Sampler in System-on-Chip Applications., , and . IEEE Trans. Instrumentation and Measurement, 56 (6): 2330-2337 (2007)Synthesized compact model and experimental results for substrate noise coupling in lightly doped processes., , , , , and . CICC, page 469-472. IEEE, (2005)A Methodology for Parallelizing PDE Solvers: Application to Semiconductor Device Simulation., , , , , and . PPSC, page 239-240. SIAM, (1995)An analytical algorithm for placement of arbitrarily sized rectangular blocks., and . DAC, page 602-608. ACM, (1985)Simulation of the hydrodynamic device model on distributed memory parallel computers., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (9): 1029-1047 (1996)Two-dimensional analysis of a merged BiPMOS device., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (8): 929-932 (1989)Perspectives on technology and technology-driven CAD., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (12): 1544-1560 (2000)An Extension to Newton's Method in Device Simulators--On An Efficient Algorithm to Evaluate Small-Signal Parameters and to Predict Initial Guess., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (1): 41-45 (1987)Modeling of the charge balance condition on floating gates and simulation of EEPROMs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (10): 1499-1502 (1993)