( en | de | ru )

 

Disambiguation of "Nishio, Yuya"

Author of the publication

copydeleteadd this publication to your clipboard
Development and testing of an endoscopic pseudo-viewpoint alternating system.

, , , , , , , , , and . Int. J. Comput. Assist. Radiol. Surg., 10 (5): 619-628 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Monika Friedrich-Nishio

Linda Yuya Gorim

 

Other publications of authors with the same name

Development and testing of an endoscopic pseudo-viewpoint alternating system., , , , , , , , , and . Int. J. Comput. Assist. Radiol. Surg., 10 (5): 619-628 (2015)Virtually transparent surgical instruments in endoscopic surgery with augmentation of obscured regions., , , , , , , , and . Int. J. Comput. Assist. Radiol. Surg., 11 (10): 1927-1936 (2016)A human-robot interface to improve facial expression recognition in subjects with Autism Spectrum Disorder., , , , , , and . iCAST, page 179-184. IEEE, (2018)A Self-Powered Supply-Sensing Biosensor Platform Using Bio Fuel Cell and Low-Voltage, Low-Cost CMOS Supply-Controlled Ring Oscillator With Inductive-Coupling Transmitter for Healthcare IoT., , , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (9): 2784-2796 (2018)A 6.1-nA Fully Integrated CMOS Supply Modulated OOK Transmitter in 55-nm DDC CMOS for Glasses-Free, Self-Powered, and Fuel-Cell-Embedded Continuous Glucose Monitoring Contact Lens., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (10): 1360-1364 (2018)Design of gate-leakage-based timer using an amplifier-less replica-bias switching technique in 55-nm DDC CMOS., , , , and . ASP-DAC, page 9-10. ACM, (2019)Efficient Method for Analyzing Malicious Websites by Using Multi-Environment Analysis System., , , , , and . AsiaJCIS, page 48-54. IEEE Computer Society, (2017)Design and Calibration of a Small-Footprint, Low-Frequency, and Low-Power Gate Leakage Timer Using Differential Leakage Technique., , and . IEICE Trans. Electron., 102-C (4): 269-275 (2019)A 28μm2, 0.11Hz, 4.5pW gate leakage timer using differential leakage technique in 55nm DDC CMOS for small-footprint, low-frequency and low-power timing generation., , and . ICECS, page 368-371. IEEE, (2017)A 350-mV, under-200-ppm allan deviation floor gate-leakage-based timer using an amplifier-less replica-bias switching technique in 55-nm DDC CMOS., , , , and . CICC, page 1-4. IEEE, (2018)