Author of the publication

New Data Encoding Method with a Multi-Value Logic for Low Power Asynchronous Circuit Design.

, , and . ISMVL, page 4. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Asynchronous ARM Processor Employing an Adaptive Pipeline Architecture., , and . ARC, volume 4419 of Lecture Notes in Computer Science, page 39-48. Springer, (2007)Composite Endoscope Images from Massive Inner Intestine Photos., , , , and . IEA/AIE, volume 4570 of Lecture Notes in Computer Science, page 1042-1051. Springer, (2007)On-Chip Bus Modeling for Power and Performance Estimation., , , and . SAMOS, volume 4599 of Lecture Notes in Computer Science, page 200-210. Springer, (2007)A hybrid control scheme for driving current sources of pm-oled panel., , and . IEEE Trans. Consumer Electronics, 55 (2): 644-649 (2009)Design of q-Parallel LFSR-Based Syndrome Generator., , and . IEICE Trans. Electron., 98-C (7): 594-596 (2015)Black-sun noise immune correlated double sampling scheme for CMOS image sensors., and . IEICE Electron. Express, 18 (10): 20210175 (2021)Asynchronous Instruction Cache Memory for Average-Case Performance., and . Journal of Circuits, Systems, and Computers, (2014)A Self-Timed SRAM Design for Average-Case Performance., , and . IEICE Trans. Inf. Syst., 94-D (8): 1547-1556 (2011)A Low-Power Implementation of Asynchronous 8051 Employing Adaptive Pipeline Structure., , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (7): 673-677 (2008)Performance and Power Modeling of On-Chip Bus System for a Complex SoC., , and . IEICE Trans. Electron., 93-C (10): 1525-1535 (2010)