( en | de | ru )

 

Disambiguation of "Yoo, Donghoon"

Author of the publication

copydeleteadd this publication to your clipboard
TQSIM: A fast cycle-approximate processor simulator based on QEMU.

, , and . J. Syst. Archit., (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chanyeol Yoo

Angelina Yoo

Young Yoo

Haiseung Yoo

Joonhyuk Yoo

 

Other publications of authors with the same name

An OpenCL optimizing compiler for reconfigurable processors., , , , , , and . FPT, page 184-191. IEEE, (2013)Efficient FHEW Bootstrapping with Small Evaluation Keys, and Applications to Threshold Homomorphic Encryption., , , , , , and . IACR Cryptol. ePrint Arch., (2022)Privacy-Preserving Machine Learning with Fully Homomorphic Encryption for Deep Neural Network., , , , , , , , , and 1 other author(s). IACR Cryptol. ePrint Arch., (2021)Area-Efficient Number Theoretic Transform Architecture for Homomorphic Encryption., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (3): 1270-1283 (March 2023)Efficient FHEW Bootstrapping with Small Evaluation Keys, and Applications to Threshold Homomorphic Encryption., , , , , , and . EUROCRYPT (3), volume 14006 of Lecture Notes in Computer Science, page 227-256. Springer, (2023)Medha: Microcoded Hardware Accelerator for computing on Encrypted Data., , , , , , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2023 (1): 463-500 (2023)Retargetable automatic generation of compound instructions for CGRA based reconfigurable processor applications., , , and . CASES, page 4:1-4:9. ACM, (2014)Privacy-Preserving Machine Learning With Fully Homomorphic Encryption for Deep Neural Network., , , , , , , , , and 1 other author(s). IEEE Access, (2022)TQSIM: A fast cycle-approximate processor simulator based on QEMU., , and . J. Syst. Archit., (2016)Nop compression scheme for high speed DSPs based on VLIW architecture., , , , , , and . ICCE, page 304-305. IEEE, (2014)