Author of the publication

Single Bit Filtering Circuit Implemented in a System for the Generation of Colored Noise.

, , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (5): 1040-1050 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Real-Time Downsampling in Digital Storage Oscilloscopes With Multichannel Architectures., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (10): 4142-4155 (2021)Variable Latency Speculative Han-Carlson Adder., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (5): 1353-1361 (2015)Variable Latency Speculative Parallel Prefix Adders for Unsigned and Signed Operands., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (8): 1200-1209 (2016)Approximate Multipliers Based on New Approximate Compressors., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (12): 4169-4182 (2018)Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (9): 3021-3034 (2020)Code compression for ARM7 embedded systems., , , and . ECCTD, page 687-690. IEEE, (2007)A 630 MHz, 76 mW Direct Digital Frequency Synthesizer Using Enhanced ROM Compression Technique., , and . IEEE J. Solid State Circuits, 42 (2): 350-360 (2007)A Standard-Cell-Based All-Digital PWM Modulator With High Resolution and Spread- Spectrum Capability., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (11): 3885-3896 (2018)An area-efficient high-speed Reed-Solomon decoder in 0.25 μm CMOS., , , and . ESSCIRC, page 479-482. IEEE, (2004)Fixed-Width Multipliers and Multipliers-Accumulators With Min-Max Approximation Error., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (9): 2375-2388 (2013)