Author of the publication

Efficient mapping of CDFG onto coarse-grained reconfigurable array architectures.

, , , , and . ASP-DAC, page 127-132. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Compa backend: A dynamic runtime for the execution of dataflow programs onto multi-core platforms., , , , , and . DASIP, page 1-2. IEEE, (2015)Context-memory Aware Mapping for Energy Efficient Acceleration with CGRAs., , and . DATE, page 336-341. IEEE, (2019)Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation., , , , and . ACM Trans. Reconfigurable Technol. Syst., 5 (2): 10:1-10:38 (2012)Mitigating Transceiver and Token Controller Permanent Faults in Wireless Network-on-Chip., , , and . PDP, page 238-245. IEEE, (2022)Communication-model based embedded mapping of dataflow actors on heterogeneous MPSoC., , , and . DASIP, page 1-8. IEEE, (2014)Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications., , , , , , and . DAC, page 83:1-83:6. ACM, (2018)Hardware Based Loop Optimization for CGRA Architectures., , , and . ARC, volume 12700 of Lecture Notes in Computer Science, page 65-80. Springer, (2021)On Cache Limits for Dataflow Applications and Related Efficient Memory Management Strategies., , , and . DASIP, page 68-76. ACM, (2021)Virtual Devices for Hot-Pluggable Processors., , and . DSD, page 58-65. IEEE Computer Society, (2014)Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system., , , , and . ASAP, page 145-152. IEEE Computer Society, (2009)