( en | de | ru )

 

Disambiguation of "Balasubramanian, P."

Author of the publication

copydeleteadd this publication to your clipboard
Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders.

, and . CoRR, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Padmanabhan Balasubramanian

Balasubramanian Ramani

Muthuswami Balasubramanian

Subramaniaiyeaiyer Balasubramanian

Bharat Balasubramanian

 

Other publications of authors with the same name

Mathematical Estimation of Logical Masking Capability of Majority/Minority Gates Used in Nanoelectronic Circuits., and . CoRR, (2017)Comments on "Dual-rail asynchronous logic multi-level implementation".. CoRR, (2018)Early Output Hybrid Input Encoded Asynchronous Full Adder and Relative-Timed Ripple Carry Adder., and . CoRR, (2016)Asynchronous Early Output Section-Carry Based Carry Lookahead Adder with Alias Carry Logic., , , and . CoRR, (2017)Hardware Efficient Approximate Adder Design., and . TENCON, page 806-810. IEEE, (2018)An enhanced sentiment dictionary for domain adaptation with multi-domain dataset in Tamil language (ESD-DA)., , and . Soft Comput., 25 (5): 3697-3711 (2021)Approximate quasi-delay-insensitive asynchronous adders: Design and analysis., , and . MWSCAS, page 1196-1199. IEEE, (2017)A Self-Healing Redundancy Scheme for Mission/Safety-Critical Applications., and . IEEE Access, (2018)Self-Timed Section-Carry Based Carry Lookahead Adders and the Concept of Alias Logic., , and . Journal of Circuits, Systems, and Computers, (2013)Asynchronous Early Output Dual-Bit Full Adders Based on Homogeneous and Heterogeneous Delay-Insensitive Data Encoding., and . CoRR, (2017)