( en | de | ru )

 

Disambiguation of "Malík, Peter"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA Implementation of a Fast MDCT Algorithm.

, , , and . DDECS, page 228-229. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Malik

Dagmar Malik

Nishant Malik

Sheila Malik

Petra Malik

 

Other publications of authors with the same name

Enhancement of fault collection for embedded RAM redundancy analysis considering intersection and orphan faults., and . Integr., (2018)AI Architectures for Very Smart Sensors., and . Convergence of Artificial Intelligence and the Internet of Things, Springer, (2020)High Throughput Floating-Point Dividers Implemented in FPGA.. DDECS, page 291-294. IEEE Computer Society, (2015)MDCT IP Core Generator with Architectural Model Simulation., , , and . VLSI-SoC, page 18-23. IEEE, (2006)Natural logarithm and division floating-point high throughput co-processor implemented in FPGA.. NORCAS, page 1-6. IEEE, (2016)Machine Learning and Deep Learning frameworks and libraries for large-scale data mining: a survey., , , , , , , and . Artif. Intell. Rev., 52 (1): 77-124 (2019)Crop Mapping without Labels: Investigating Temporal and Spatial Transferability of Crop Classification Models Using a 5-Year Sentinel-2 Series and Machine Learning., , , , , , , and . Remote. Sens., 15 (13): 3414 (July 2023)FPGA Implementation of a Fast MDCT Algorithm., , , and . DDECS, page 228-229. IEEE Computer Society, (2006)High Throughput Floating Point Exponential Function Implemented in FPGA.. ISVLSI, page 97-100. IEEE Computer Society, (2015)A Generic IP Core of the Identical Forward and Inverse 12/36-Point MDCT Architecture and an Architectural Model Simulation Toolbox.. ICECS, page 709-712. IEEE, (2007)