( en | de | ru )

 

Disambiguation of "Park, Kwanseo"

Author of the publication

copydeleteadd this publication to your clipboard
A 27.1 mW, 7.5-to-11.1 Gb/s single-loop referenceless CDR with direct Up/dn control.

, , and . CICC, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rosemary Park

Sungjune Park

Jinhyung Park

Kwan Park

Shinja Park

 

Other publications of authors with the same name

A 2.44-pJ/b 1.62-10-Gb/s Receiver for Next Generation Video Interface Equalizing 23-dB Loss With Adaptive 2-Tap Data DFE and 1-Tap Edge DFE., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (10): 1295-1299 (2018)A 4-to-20Gb/s 1.87pJ/b Referenceless Digital CDR With Unlimited Frequency Detection Capability in 65nm CMOS., , , , , , and . VLSI Circuits, page 194-. IEEE, (2019)A 2.5-28 Gb/s Multi-Standard Transmitter With Two-Step Time-Multiplexing Driver., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (12): 1927-1931 (2019)Analysis of Stochastic Phase-Frequency Detector in 2x Oversampling Clock and Data Recovery., and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (4): 1844-1848 (April 2024)Design Techniques for 48-Gb/s 2.4-pJ/b PAM-4 Baud-Rate CDR With Stochastic Phase Detector., , , , and . IEEE J. Solid State Circuits, 57 (10): 3014-3024 (2022)A 27.1 mW, 7.5-to-11.1 Gb/s single-loop referenceless CDR with direct Up/dn control., , and . CICC, page 1-4. IEEE, (2017)A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology., , , , , and . IEEE J. Solid State Circuits, 54 (10): 2812-2822 (2019)A 0.36 pJ/bit, 0.025 mm2, 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS Technology., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (9): 1393-1403 (2016)8 An Output-Bandwidth-Optimized 200Gb/s PAM-4 100Gb/s NRZ Transmitter with 5-Tap FFE in 28nm CMOS., , , , , , , and . ISSCC, page 128-130. IEEE, (2021)A 7.6 mW, 214-fs RMS jitter 10-GHz phase-locked loop for 40-Gb/s serial link transmitter based on two-stage ring oscillator in 65-nm CMOS., , , , and . A-SSCC, page 1-4. IEEE, (2015)