( en | de | ru )

 

Disambiguation of "Papadimitriou, Kyprianos"

Author of the publication

copydeleteadd this publication to your clipboard
A Run-Time System for Partially Reconfigurable FPGAs: The case of STMicroelectronics SPEAr board.

, , , , and . PARCO, volume 27 of Advances in Parallel Computing, page 553-562. IOS Press, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Evripidis Papadimitriou

Georg Papadimitriou

Sofia Papadimitriou

Joannis Papadimitriou

Dimitra Papadimitriou

 

Other publications of authors with the same name

An FPGA-Based Real-Time System for 3D Stereo Matching, Combining Absolute Differences and Census with Aggregation and Belief Propagation., , and . VLSI-SoC (Selected Papers), volume 461 of IFIP Advances in Information and Communication Technology, page 168-187. Springer, (2013)Security Effectiveness and a Hardware Firewall for MPSoCs., , , , , , and . HPCC/CSS/ICESS, page 1032-1039. IEEE, (2014)A low cost embedded real time 3D stereo matching system for surveillance applications., , and . BIBE, page 1-6. IEEE Computer Society, (2013)Address interleaving for low-cost NoCs., , , , and . ReCoSoC, page 1-8. IEEE, (2016)Invited paper: Acceleration of computationally-intensive kernels in the reconfigurable era., , and . ReCoSoC, page 1-5. IEEE, (2012)A Run-Time System for Partially Reconfigurable FPGAs: The case of STMicroelectronics SPEAr board., , , , and . PARCO, volume 27 of Advances in Parallel Computing, page 553-562. IOS Press, (2015)Hardware Task Scheduling for Partially Reconfigurable FPGAs., , , and . ARC, volume 9040 of Lecture Notes in Computer Science, page 487-498. Springer, (2015)Low-Cost Real-Time 2-D Motion Detection Based on Reconfigurable Computing., , and . IEEE Trans. Instrumentation and Measurement, 55 (6): 2234-2243 (2006)Area, reconfiguration delay and reliability trade-offs in designing reliable multi-mode FIR filters., , , , and . IDT, page 82-87. IEEE, (2011)High-speed FPGA-based implementations of a Genetic Algorithm., , and . ICSAMOS, page 9-16. IEEE, (2009)