( en | de | ru )

 

Disambiguation of "Nagarajan, Vijay"

Author of the publication

copydeleteadd this publication to your clipboard
Verification of a lazy cache coherence protocol against a weak memory model.

, , , , , and . FMCAD, page 60-67. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sujatha Nagarajan

Vijayasarathi Nagarajan

Balakumar Vijayakrishnan

Vijay Divi

Vijay Singh

 

Other publications of authors with the same name

Speculative Optimizations for Parallel Programs on Multicores., and . LCPC, volume 5898 of Lecture Notes in Computer Science, page 323-337. Springer, (2009)Efficient Sequential Consistency Using Conditional Fences., , and . Int. J. Parallel Program., 40 (1): 84-117 (2012)Address-aware fences., , and . ICS, page 313-324. ACM, (2013)Support for symmetric shadow memory in multiprocessors., and . PADTAD, page 5. ACM, (2008)Fence Placement for Legacy Data-Race-Free Programs via Synchronization Read Detection., , , and . ACM Trans. Archit. Code Optim., 12 (4): 46:1-46:23 (2016)Poise: Balancing Thread-Level Parallelism and Memory System Performance in GPUs Using Machine Learning., , and . HPCA, page 492-505. IEEE, (2019)The effect of channel side information at transmitter on coding complexity., , and . ISIT, page 148. IEEE, (2004)High-throughput VLSI Implementations of Iterative Decoders and Related Code Construction Problems., , , , and . VLSI Signal Processing, 49 (1): 185-206 (2007)Architectural support for shadow memory in multiprocessors., and . VEE, page 1-10. ACM, (2009)ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging., , , and . HPCA, page 361-372. IEEE Computer Society, (2017)