Author of the publication

Functional test generation for path delay faults.

, , and . Asian Test Symposium, page 339-345. IEEE Computer Society, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Test Generation for Highly Sequential Scan-Testable Circuits Through Logic Transformation., , and . ITC, page 561-565. IEEE Computer Society, (1981)Finite State Machine Synthesis with Fault Tolerant Test Function., , and . DAC, page 562-567. IEEE Computer Society Press, (1992)Comments on ``An Approach to Highly Integrated Computer-Maintained Cellular Arrays''.. IEEE Trans. Computers, 28 (9): 691-693 (1979)Author's Reply.. IEEE Trans. Computers, 28 (8): 581 (1979)Test Generation for Path Delay Faults Using Binary Decision Diagrams., , and . IEEE Trans. Computers, 44 (3): 434-447 (1995)1995 Asian Test Symposium carves a niche.. IEEE Des. Test Comput., 13 (2): 3- (1996)Ultra Low Energy CMOS Logic Using Below-Threshold Dual-Voltage Supply., and . J. Low Power Electron., 7 (4): 460-470 (2011)Editorial.. J. Electron. Test., 14 (3): 187-188 (1999)Data-Driven DPPM Estimation and Adaptive Fault Coverage Calibration Using MATLAB®., and . J. Electron. Test., 28 (6): 869-875 (2012)Editorial.. J. Electron. Test., 30 (6): 637-638 (2014)