( en | de | ru )

 

Disambiguation of "Jotwani, Ravi"

Author of the publication

copydeleteadd this publication to your clipboard
An x86-64 core implemented in 32nm SOI CMOS.

, , , , , , , and . ISSCC, page 106-107. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ravi Walli

Mylapore Ravi

Jewgeni Ravik

Holger Raviol

Samatha Ravipati

 

Other publications of authors with the same name

Steamroller Module and Adaptive Clocking System in 28 nm CMOS., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 50 (1): 24-34 (2015)3.2 Zen: A next-generation high-performance ×86 core., , , , , , , , , and 3 other author(s). ISSCC, page 52-53. IEEE, (2017)An x86-64 Core in 32 nm SOI CMOS., , , , , , and . IEEE J. Solid State Circuits, 46 (1): 162-172 (2011)Porphyromonas gingivalis manipulates complement and TLR signaling to uncouple bacterial clearance from inflammation and promote dysbiosis., , , , , , , , , and 2 other author(s). 15 (6): 768--778 (June 2014)Low-Abundance Biofilm Species Orchestrates Inflammatory Periodontal Disease through the Commensal Microbiota and Complement, , , , , , , , , and 2 other author(s). Cell Host & Microbe, 10 (5): 497--506 (2011)An x86-64 core implemented in 32nm SOI CMOS., , , , , , , and . ISSCC, page 106-107. IEEE, (2010)5.5 Steamroller: An x86-64 core implemented in 28nm bulk CMOS., , , , , , , , and . ISSCC, page 104-105. IEEE, (2014)