Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A method of leakage reduction and slew-rate adjustment in 2×VDD output buffer for 28 nm CMOS technology and above.

T. Tsai, Y. Chou, and C. Wang. ICICDT, page 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yi-Miau Tsai

Yi-Hsuan Tsai

Tsing-Tshih Tsung

Jieh-Wen Tsung

Schi-chien Tsai

Other publications of authors with the same name

74-dBc SFDR 71-MHz Four-Stage Pipeline ROM-Less DDFS Using Factorized Second-Order Parabolic Equations.C. Wang, P. Lou, T. Tsai, and H. Shih. IEEE Trans. Very Large Scale Integr. Syst., 27 (10): 2464-2468 (2019)Analysis of Calibrated On-Chip Temperature Sensor With Process Compensation for HV Chips.C. Wang, W. Lu, and T. Tsai. IEEE Trans. Circuits Syst. II Express Briefs, 62-II (3): 217-221 (2015)Highly Sensitive FPW-Based Microsystem for Rapid Detection of Tetrahydrocannabinol in Human Urine.J. Lan, C. Hsieh, I. Huang, Y. Lin, T. Tsai, and C. Wang. Sensors, 17 (12): 2760 (2017)A pipeline ROM-less DDFS using equal-division interpolation.T. Tsai, H. Shih, and C. Wang. ISOCC, page 19-20. IEEE, (2017)A Slew Rate Variation Compensated 2× VDD I/O Buffer Using Deterministic P/N-PVT Variation Detection Method.T. Lee, T. Tsai, W. Lin, U. Chio, and C. Wang. IEEE Trans. Circuits Syst. II Express Briefs, 66-II (1): 116-120 (2019)500 MHz 90 nm CMOS 2 \(\) VDD Digital Output Buffer Immunity to Process and Voltage Variations.C. Wang, T. Tsai, Y. Deng, and T. Lee. CSSP, 38 (2): 556-568 (2019)High-Accuracy Impedance Read-out Circuit for BIA-type Biomedical Sensors.C. Wang, P. Lou, T. Tsai, I. Huang, Y. Lin, T. Lee, and G. Chen. Circuits Syst. Signal Process., 40 (9): 4187-4195 (2021)Sampling Rate Enhancement for SAR-ADCs Using Adaptive Reset Approach for FOG Systems.C. Chen, T. Tsai, Y. Chiu, and C. Wang. ASICON, page 1-4. IEEE, (2019)A method of leakage reduction and slew-rate adjustment in 2×VDD output buffer for 28 nm CMOS technology and above.T. Tsai, Y. Chou, and C. Wang. ICICDT, page 1-4. IEEE, (2016)An innovative application by incorporating RFID technology with current available glucometer.H. Liu, T. Tsai, and T. Ren. iCAST/UMEDIA, page 558-563. IEEE, (2013)

BibSonomy

Disambiguation of "Tsai, Tsung-Yi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A method of leakage reduction and slew-rate adjustment in 2×VDD output buffer for 28 nm CMOS technology and above.

Please choose a person to relate this publication to

Yi-Miau Tsai

Yi-Hsuan Tsai

Tsing-Tshih Tsung

Jieh-Wen Tsung

Schi-chien Tsai

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Tsai, Tsung-Yi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A method of leakage reduction and slew-rate adjustment in 2×VDD output buffer for 28 nm CMOS technology and above.

Please choose a person to relate this publication to

Yi-Miau Tsai

Yi-Hsuan Tsai

Tsing-Tshih Tsung

Jieh-Wen Tsung

Schi-chien Tsai

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A method of leakage reduction and slew-rate adjustment in 2×VDD output buffer for 28 nm CMOS technology and above.