( en | de | ru )

 

Disambiguation of "Weng, Chan-Hsiang"

Author of the publication

copydeleteadd this publication to your clipboard
A 1-V 5-MHz Bandwidth 68.3-dB SNDR Continuous-Time Delta-Sigma Modulator With a Feedback-Assisted Quantizer.

, , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (5): 1085-1093 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hsiang Kuang

Friedrich Weng

Jian Weng

Matthias Weng

Volker Weng

 

Other publications of authors with the same name

An 8.5MHz 67.2dB SNDR CTDSM with ELD compensation embedded twin-T SAB and circular TDC-based quantizer in 90nm CMOS., , , , , and . VLSIC, page 1-2. IEEE, (2014)A 13-MHz 68-dB SNDR CTDSM using SAB loop filter and interpolating flash quantizer with random-skip IDWA function in 90-nm CMOS., , , and . A-SSCC, page 1-4. IEEE, (2015)A 127 fJ/conv. continuous-time delta-sigma modulator with a DWA-embedded two-step time-domain quantizer., , and . VLSI-DAT, page 1-4. IEEE, (2015)A TDC-Based Two-Step Quantizer With Swapper Technique for a Multibit Continuous-Time Delta-Sigma Modulator., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (2): 75-79 (2014)A CMOS Thermistor-Embedded Continuous-Time Delta-Sigma Temperature Sensor With a Resolution FoM of 0.65 pJ°C2., , and . IEEE J. Solid State Circuits, 50 (11): 2491-2500 (2015)An 8 × - OSR 25MHz-BW 79.4dB/74dB DR/SNDR CT Δ σ Modulator Using 7b Linearized Segmented DACs with Digital Noise-Coupling-Compensation Filter in 7nm FinFET CMOS., , , , and . ISSCC, page 334-336. IEEE, (2019)A Continuous-Time Delta-Sigma Modulator Using ELD-Compensation-Embedded SAB and DWA-Inherent Time-Domain Quantizer., , , , and . IEEE J. Solid State Circuits, 51 (5): 1235-1245 (2016)A CMOS thermistor-embedded continuous-time delta-sigma temperature sensor with a resolution of 0.01 °C., , and . A-SSCC, page 149-152. IEEE, (2014)A 71. 4dB SNDR 30MHz BW Continuous-Time Delta-sigma Modulator Using a Time-Interleaved Noise-Shaping Quantizer in 12-nm CMOS., , , , and . VLSI Circuits, page 228-. IEEE, (2019)A 0.89-mW 1-MHz 62-dB SNDR Continuous-Time Delta-Sigma Modulator With an Asynchronous Sequential Quantizer and Digital Excess-Loop-Delay Compensation., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (12): 867-871 (2011)