Author of the publication

A low-power hybrid magnetic cache architecture exploiting narrow-width values.

, , , and . NVMSA, page 1-6. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

RAPIDNN: In-Memory Deep Neural Network Acceleration Framework., , , , , and . CoRR, (2018)The Evaluation of Circuit Selection Methods on Tor., , and . CoRR, (2017)Forming Guard Sets using AS Relationships., , and . CoRR, (2017)SCRIMP: A General Stochastic Computing Architecture using ReRAM in-Memory Processing., , , , , , and . DATE, page 1598-1601. IEEE, (2020)Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (2): 346-358 (2020)Image Recognition Accelerator Design Using In-Memory Processing., , and . IEEE Micro, 39 (1): 17-23 (2019)Accelerating Hyperdimensional Computing on FPGAs by Exploiting Computational Reuse., , and . IEEE Trans. Computers, 69 (8): 1159-1171 (2020)Nvalt: Nonvolatile Approximate Lookup Table for GPU Acceleration., , and . IEEE Embed. Syst. Lett., 10 (1): 14-17 (2018)Modeling and Predicting Transistor Aging under Workload Dependency using Machine Learning., , , , and . CoRR, (2022)Towards Efficient Hyperdimensional Computing Using Photonics., , , , , , , , , and 1 other author(s). CoRR, (2023)