( en | de | ru )

 

Disambiguation of "Portal, Jean-Michel"

Author of the publication

copydeleteadd this publication to your clipboard
Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures.

, , , , and . NANOARCH, page 7-12. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean-Michel Langlais

Jean-Michel Dengler

Jean-Michel Grossenbacher

Jean-Michel Autebert

Jean-Michel Ayache

 

Other publications of authors with the same name

Write Termination Circuits for RRAM: A Holistic Approach From Technology to Application Considerations., , , , , , , , , and . IEEE Access, (2020)DCG-FGT transistor: Retention study of Floating Gate charge., , , , , and . MWSCAS, page 825-827. IEEE, (2013)Elucidating 1S1R operation to reduce the read voltage margin variability by stack and programming conditions optimization., , , , , , , , , and 4 other author(s). IRPS, page 1-6. IEEE, (2021)A Self-referenced and regulated sensing solution for PCM with OTS selector., , , , , , and . VLSI-SoC, page 1-6. IEEE, (2021)An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family., , , and . J. Electron. Test., 16 (3): 289-299 (2000)A Discussion on Test Pattern Generation for FPGA - Implemented Circuits., , , , and . J. Electron. Test., 17 (3-4): 283-290 (2001)RRAM-based FPGA for "Normally Off, Instantly On" applications., , , , , , , and . J. Parallel Distributed Comput., 74 (6): 2441-2451 (2014)Design and analysis of crossbar architecture based on complementary resistive switching non-volatile memory cells., , , , , , , , , and 4 other author(s). J. Parallel Distributed Comput., 74 (6): 2484-2496 (2014)Digital Biologically Plausible Implementation of Binarized Neural Networks with Differential Hafnium Oxide Resistive Memory Arrays., , , , , , , and . CoRR, (2019)A Memristor-Based Bayesian Machine., , , , , , , , , and . CoRR, (2021)