( en | de | ru )

 

Disambiguation of "Safayenikoo, Pooneh"

Author of the publication

copydeleteadd this publication to your clipboard
UCA: An Energy-efficient Hybrid Uncore Architecture in 3D Chip-Multiprocessors to minimize crosstalk.

, , , and . NoCArc@MICRO, page 39-44. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pooneh Khoshakhlagh

 

Other publications of authors with the same name

UCA: An Energy-efficient Hybrid Uncore Architecture in 3D Chip-Multiprocessors to minimize crosstalk., , , and . NoCArc@MICRO, page 39-44. ACM, (2016)Weight Update Skipping: Reducing Training Time for Artificial Neural Networks., and . IEEE J. Emerg. Sel. Topics Circuits Syst., 11 (4): 563-574 (2021)CXLMemSim: A pure software simulated CXL.mem for performance characterization., , , , and . CoRR, (2023)An Energy-Efficient Cache Architecture for Chip-Multiprocessors Based on Non-Uniformity Accesses., , and . CCECE, page 1-4. IEEE, (2018)Weight Update Skipping: Reducing Training Time for Artificial Neural Networks., and . CoRR, (2020)An energy efficient non-uniform Last Level Cache Architecture in 3D chip-multiprocessors., , , and . ISQED, page 373-378. IEEE, (2017)NIZCache: Energy-efficient Non-uniform Cache Architecture for Chip-multiprocessors Based on Invalid and Zero Lines., , , and . ISCAS, page 1-5. IEEE, (2018)Energy-efficient Non Uniform Last Level Caches for Chip-multiprocessors Based on Compression., , and . CoRR, (2022)A new traffic compression method for end-to-end memory accesses in 3D chip-multiprocessors., , , and . CCECE, page 1-4. IEEE, (2017)Exploiting non-uniformity of write accesses for designing a high-endurance hybrid Last Level Cache in 3D CMPs., , , and . CCECE, page 1-5. IEEE, (2017)