Author of the publication

Bayesian model fusion: Enabling test cost reduction of analog/RF circuits via wafer-level spatial variation modeling.

, , , , , and . ITC, page 1-10. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Approach to Testability Improvement of Mixed-Signal Boards., , , and . ISCAS, page 161-164. IEEE, (1994)Biot-Granier Sensor: A Novel Strategy to Measuring Sap Flow in Trees., , , and . Sensors, 20 (12): 3538 (2020)Design for Calibratability of a N-Integer Low-Frequency Phase-Locked Loop., and . DCIS, page 1-6. IEEE, (2018)Architecture of test support ICs for mixed-signal testing., , , and . VTS, page 240-246. IEEE Computer Society, (1994)Mixed-Signal BIST Using Correlation and Reconfigurable Hardware., , and . DATE, page 744. IEEE Computer Society / ACM, (2000)An Active Implant to Restore Dental Proprioceptivity., , , , , , and . DSD, page 316-319. IEEE, (2020)Selected Papers from the International Mixed Signals Testing and GHz/Gbps Test Workshop., , and . VLSI Design, (2008)An Alternative SNR Computation Method for ADC Testing., and . DCIS, page 1-6. IEEE, (2019)Mixed current/voltage observation towards effective testing of analog and mixed-signal circuits., , , and . J. Electron. Test., 9 (1-2): 75-88 (1996)Special issue of Microelectronics Journal on the Conference on Design of Circuits and Integrated Systems 2011 (DCIS 2011)., , and . Microelectron. J., 44 (10): 869 (2013)