Author of the publication

Modular Design of High-Throughput, Low-Latency Sorting Units.

, , , and . IEEE Trans. Computers, 62 (7): 1389-1402 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Something old and something new: P-states can borrow microarchitecture techniques too., , , and . ISLPED, page 385-390. ACM, (2012)Hardware Designs for Binary Integer Decimal-Based Rounding., , , and . IEEE Trans. Computers, 60 (5): 614-627 (2011)A combined two's complement and floating-point comparator., and . ISCAS (1), page 89-92. IEEE, (2005)Hardware Designs for Exactly Rounded Elemantary Functions., and . IEEE Trans. Computers, 43 (8): 964-973 (1994)Cost-effective power delivery to support per-core voltage domains for power-constrained processors., , , and . DAC, page 56-61. ACM, (2012)Analyzing the performance and energy impact of 3D memory integration on embedded DSPs., , and . ICSAMOS, page 303-310. IEEE, (2011)Reduced area multipliers., , and . ASAP, page 478-489. IEEE, (1993)Sandbridge Software Tools., , , , , , and . SAMOS, volume 3553 of Lecture Notes in Computer Science, page 269-278. Springer, (2005)Instruction Set Extensions for Matrix Decompositions on Software Defined Radio Architectures., , , , and . J. Signal Process. Syst., 70 (3): 289-303 (2013)Variable-precision, interval arithmetic coprocessors., and . Reliab. Comput., 2 (1): 47-62 (1996)