( en | de | ru )

 

Disambiguation of "Noguchi, Hiroki"

Author of the publication

copydeleteadd this publication to your clipboard
7.5 A 3.3ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture.

, , , , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroki Takahashi

Masahiro Noguchi

Hiroki Kawamura

Yoshiko Noguchi

Shozo Noguchi

 

Other publications of authors with the same name

Data-Intensive Sound Acquisition System with Large-scale Microphone Array., , , , , and . J. Inf. Process., (2011)A Low-Power Real-Time SIFT Descriptor Generation Engine for Full-HDTV Video Recognition., , , , , , , , , and . IEICE Trans. Electron., 94-C (4): 448-457 (2011)A 10T Non-Precharge Two-Port SRAM for 74% Power Reduction in Video Processing., , , , , , and . ISVLSI, page 107-112. IEEE Computer Society, (2007)Fast and Low-Memory-Bandwidth Architecture of SIFT Descriptor Generation with Scalability on Speed and Accuracy for VGA Video., , , , , , and . FPL, page 608-611. IEEE Computer Society, (2010)Live demonstration: Intelligent ubiquitous sensor network for sound acquisition., , , , and . ISCAS, page 1413. IEEE, (2010)Novel STT-MRAM-based last level caches for high performance processors using normally-off architectures., , , , , and . ISIC, page 316-319. IEEE, (2014)Design Choice in 45-nm Dual-Port SRAM - 8T, 10T Single End, and 10T Differential., , , , , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2011)Network theory-based accident scenario analysis for hazardous material transport: A case study of liquefied petroleum gas transport in japan., , and . Reliab. Eng. Syst. Saf., (2020)A Dependable SRAM with 7T/14T Memory Cells., , , , , and . IEICE Trans. Electron., 92-C (4): 423-432 (2009)VLSI Architecture of GMM Processing and Viterbi Decoder for 60, 000-Word Real-Time Continuous Speech Recognition., , , , , and . IEICE Trans. Electron., 94-C (4): 458-467 (2011)