Author of the publication

RAIN (RAndom Insertion) Scheduling Algorithm for SoC Test.

, , , , and . Asian Test Symposium, page 242-247. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Interleaving Test Algorithm for Subthreshold Leakage-Current Defects in DRAM Considering the Equal Bit Line Stress., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (4): 803-812 (2014)A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (11): 2380-2387 (2014)Test-Friendly Data-Selectable Self-Gating (DSSG)., , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (8): 1972-1976 (2019)Enhanced Postbond Test Architecture for Bridge Defects Between the TSVs., , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (6): 1164-1177 (2021)A Secure Scan Architecture Protecting Scan Test and Scan Dump Using Skew-Based Lock and Key., , and . IEEE Access, (2021)Reconfigurable Scan Architecture for High Diagnostic Resolution., , and . IEEE Access, (2021)A Novel Massively Parallel Testing Method Using Multi-Root for High Reliability., , and . IEEE Trans. Reliab., 64 (1): 486-496 (2015)A Memory-Efficient Pattern Matching with Hardware-Based Bit-Split String Matchers for Deep Packet Inspection., , , , and . IEICE Trans. Commun., 93-B (2): 396-398 (2010)Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost., , , and . IEEE Trans. Computers, 67 (12): 1835-1839 (2018)Scan Cell Modification for Intra Cell-Aware Scan Chain Diagnosis., , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (11): 4498-4502 (2022)