Author of the publication

Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks.

, , , and . FPGA, page 107-113. ACM, (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Noise Figure Measurement Using Mixed-Signal BIST., , and . ISCAS, page 2180-2183. IEEE, (2007)FPGA-Based Analog Functional Measurements for Adaptive Control in Mixed-Signal Systems., , and . IEEE Trans. Ind. Electron., 54 (4): 1885-1897 (2007)Application of Embedded Systems in Low Earth Orbit for Measurement of Ionospheric Anomalies., , , , , , and . ESA, page 9-15. CSREA Press, (2009)Automatic linearity and frequency response tests with built-in pattern generator and analyzer., , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (6): 561-572 (2006)On-Chip BIST-Based Diagnosis of Embedded Programmable Logic Cores in System-on-Chip Devices., , and . CATA, page 308-313. ISCA, (2005)Applying Built-In Self-Test to Majority Voting Fault Tolerant Circuits., and . VTS, page 303-308. IEEE Computer Society, (1998)BIST-Based Diagnosis of FPGA Interconnect., , , and . ITC, page 618-627. IEEE Computer Society, (2002)Bridging fault extraction from physical design data for manufacturing test development., , , , and . ITC, page 760-769. IEEE Computer Society, (2000)Improving On-Line BIST-Based Diagnosis for Roving STARs., , , and . IOLTW, page 31-39. IEEE Computer Society, (2000)Performance Penalty for Fault Tolerance in Roving STARs., , , , , and . FPL, volume 1896 of Lecture Notes in Computer Science, page 545-554. Springer, (2000)