( en | de | ru )

 

Disambiguation of "Jha, Niraj K."

Author of the publication

copydeleteadd this publication to your clipboard
System-Level Dynamic Thermal Management for High-Performance Microprocessors.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (1): 96-108 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Deepti Jha

Development of a new cell penetrating peptide: design, synthesis and applications = Entwicklung eines neuen zell-penetrierenden Peptids. Uni Tübingen, (2009)

Niraj Upadhayaya

Vandana Jha

Abhinand Jha

Susmit Jha

 

Other publications of authors with the same name

Analytical Modeling of the SMART NoC., and . IEEE Trans. Multi Scale Comput. Syst., 3 (4): 242-254 (2017)A Monolithic 3D Hybrid Architecture for Energy-Efficient Computation., and . IEEE Trans. Multi Scale Comput. Syst., 4 (4): 533-547 (2018)A Hierarchical Inference Model for Internet-of-Things., , and . IEEE Trans. Multi Scale Comput. Syst., 4 (3): 260-271 (2018)Fully Dynamic Inference with Deep Neural Networks., , , and . CoRR, (2020)Totally self-checking checker designs for Bose-Lin, Bose, and Blaum codes.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (1): 136-143 (1991)SLOPES: Hardware-Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (3): 508-526 (2007)Efficient Design for Testability Solution Based on Unsatisfiability for Register-Transfer Level Circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (7): 1339-1345 (2007)A BIST scheme for RTL circuits based on symbolic testabilityanalysis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (1): 111-128 (2000)A low overhead design for testability and test generation technique for core-based systems-on-a-chip., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (11): 1661-1676 (1999)Synthesis of Algorithm-Based Fault-Tolerant Systems from Dependence Graphs., and . IEEE Trans. Parallel Distributed Syst., 4 (8): 864-874 (1993)