( en | de | ru )

 

Disambiguation of "Nakamura, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
A Fine-Grained Power Gating Control on Linux Monitoring Power Consumption of Processor Functional Units.

, , , , , , , , , and . IEICE Trans. Electron., 98-C (7): 559-568 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shin'ichiro Nakamura

Makoto Nakamura

Akira Nakamura

Hiroshi Kawabe

Hiroshi Murata

 

Other publications of authors with the same name

On-chip detection methodology for break-even time of power gated function units., , , , , , and . ISLPED, page 241-246. IEEE/ACM, (2011)Real-time FEM Control System for Connected Piezoelectric Actuators., , and . J. Robotics Mechatronics, 12 (2): 172-179 (2000)Logic Optimization for Asynchronous SI Controllers using Transduction Method., , , and . IWLS, page 245-250. (2002)A 35 ns cycle time 3.3 V only 32 Mb NAND flash EEPROM., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 30 (11): 1157-1164 (November 1995)A New 4 GHz 90 Mbps Digital Radio System Using 64-QAM Modulation., , , , and . ICC (2), page 642-645. Elsevier, (1984)Fine-Grained Run-Tume Power Gating through Co-optimization of Circuit, Architecture, and System Software Design., , , , , , and . IEICE Trans. Electron., 96-C (4): 404-412 (2013)Design Method of High Performance and Low Power Functional Units Considering Delay Variations., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (12): 3519-3528 (2006)Evaluation of a New Power-Gating Scheme Utilizing Data Retentiveness on Caches., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 95-A (12): 2301-2308 (2012)New LDoS Attack in Zigbee Network and its Possible Countermeasures., , , and . SMARTCOMP, page 246-251. IEEE, (2021)GraphDEAR: An Accelerator Architecture for Exploiting Cache Locality in Graph Analytics Applications., , , , , , and . PDP, page 135-143. IEEE, (2022)