Author of the publication

A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.

, , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 282-283. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Exploratory Study of the Positive Effect of Anger on Decision-Making in Business Contexts., , and . FGIT-EL/DTA/UNESST, volume 352 of Communications in Computer and Information Science, page 302-309. Springer, (2012)A Quality Model for Evaluating Software-as-a-Service in Cloud Computing., , , and . SERA, page 261-266. IEEE Computer Society, (2009)A high-resolution human contact network for infectious disease transmission, , , , , and . Proceedings of the National Academy of Sciences, 107 (51): 22020 (2010)Compact camera assistant robot for minimally invasive surgery: KaLAR., , , , and . IROS, page 2587-2592. IEEE, (2004)Achieving 100% Throughput in WDM-PON under the SUCCESS-HPON Architecture., , , and . GLOBECOM, IEEE, (2006)Requirements to UPnP for Robot Middleware., , , , , and . IROS, page 4716-4721. IEEE, (2006)Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM Interface., , , , , , , , , and 3 other author(s). ISSCC, page 280-281. IEEE, (2008)SUCCESS-HPON: A next-generation optical access architecture for smooth migration from TDM-PON to WDM-PON., , , , and . IEEE Communications Magazine, 43 (11): S40-S47 (2005)Automated maxillofacial reconstruction software: development and evaluation., , , , , , and . Comput. methods Biomech. Biomed. Eng. Imaging Vis., 8 (2): 115-125 (2020)A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology., , , , , , , , , and 12 other author(s). ISSCC, page 282-283. IEEE, (2008)