( en | de | ru )

 

Disambiguation of "Kim, Young-Ju"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.

, , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 282-283. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ju-Young Kim

Young Kim

Young Kim

Young Kim

Young Kim

 

Other publications of authors with the same name

A 16Gb LPDDR4X SDRAM with an NBTI-tolerant circuit solution, an SWD PMOS GIDL reduction technique, an adaptive gear-down scheme and a metastable-free DQS aligner in a 10nm class DRAM process., , , , , , , , , and 37 other author(s). ISSCC, page 206-208. IEEE, (2018)18.1 A 20nm 9Gb/s/pin 8Gb GDDR5 DRAM with an NBTI monitor, jitter reduction techniques and improved power distribution., , , , , , , , , and 7 other author(s). ISSCC, page 314-315. IEEE, (2016)A Dual-Channel 6b 1GS/s 0.18um CMOS ADC for Ultra Wide-Band Communication Systems., , , , , , , and . APCCAS, page 339-342. IEEE, (2006)A 10 b 200 MS/s 1.8 mm2 83 mW 0.13µm CMOS ADC Based on Highly Linear Integrated Capacitors., , , and . IEICE Trans. Electron., 90-C (10): 2037-2043 (2007)A Simplified Jury's Table for Complex Polynomials., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (4): 1148-1150 (2011)An Efficient Strategy for Adding Bulky Data into B+-Tree Indices in Information Retrieval Systems., , , , and . ICADL, volume 2555 of Lecture Notes in Computer Science, page 531. Springer, (2002)A 21%-Jitter-Improved Self-Aligned Dividerless Injection-Locked PLL With a VCO Control Voltage Ripple-Compensated Phase Detector., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (8): 733-737 (2016)A 16-Gb, 18-Gb/s/pin GDDR6 DRAM With Per-Bit Trainable Single-Ended DFE and PLL-Less Clocking., , , , , , , , , and 29 other author(s). IEEE J. Solid State Circuits, 54 (1): 197-209 (2019)Efficient Moving Object Segmentation Algorithm for Illumination Change in Surveillance System., , and . ICIAR, volume 3656 of Lecture Notes in Computer Science, page 812-819. Springer, (2005)Fast Intra-Prediction Mode Decision Algorithm for H.264/AVC using Non-parametric Thresholds and Simplified Directional Masks.. J. Inform. and Commun. Convergence Engineering, 7 (4): 501-506 (2009)