Author of the publication

An Ultra-Low Power 1.7-2.7 GHz Fractional-N Sub-Sampling Digital Frequency Synthesizer and Modulator for IoT Applications in 40 nm CMOS.

, , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (5): 1094-1105 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Digital RF processing: toward low-cost reconfigurable radios., , and . IEEE Communications Magazine, 43 (8): 105-113 (2005)Digital RF Processor Techniques for Single-Chip Radios., , and . CICC, page 789-796. IEEE, (2006)Digital Signal Processing for RF at 45-nm CMOS and Beyond., , and . CICC, page 517-522. IEEE, (2006)All-Digital PLL With Ultra Fast Settling., and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (2): 181-185 (2007)A Low Phase Noise Oscillator Principled on Transformer-Coupled Hard Limiting., , and . IEEE J. Solid State Circuits, 49 (2): 373-383 (2014)Cryo-CMOS Circuits and Systems for Quantum Computing Applications., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 53 (1): 309-321 (2018)A Class-F CMOS Oscillator., and . IEEE J. Solid State Circuits, 48 (12): 3120-3133 (2013)A Low-Flicker-Noise 30-GHz Class-F23 Oscillator in 28-nm CMOS Using Implicit Resonance and Explicit Common-Mode Return Path., , and . IEEE J. Solid State Circuits, 53 (7): 1977-1987 (2018)CMOS RF Circuits for Wireless Applications., , and . EURASIP J. Wireless Comm. and Networking, (2006)Digital RF Processing Techniques for Device Mismatch Tolerant Transmitters in Nanometer-Scale CMOS., and . ISCAS, page 1253-1256. IEEE, (2007)